Analog Circuit Design - IO Design Engineer

Samsung de · Ssir, India · On site · June 26, 2026

Sign up to apply
Your first one is free
Posted June 26, 2026 · Read from Samsung de
Why a CV for this job?

94% of employers say their filters drop qualified candidates whose CV does not match the ad's exact criteria (Harvard Business School, 2021).

  • They see what they asked for, first. Your experience that matches the ad leads, in the ad's own words, so someone skimming finds it in seconds.
  • It gets past the software. Many larger employers use software that ranks CVs by how closely they match the ad, often before anyone reads them.
  • In the language of the ad. An ad written in Spanish gets a CV in Spanish, even when yours is in Portuguese.
  • Your facts, nothing invented. Your own experience, reordered and reworded. What the ad wants and your CV does not show is listed for you to add, only if it is true. You check it before you send it.
See an example

Position Summary

About Samsung Semiconductor India Research (SSIR)

With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more.

As one of the largest R&D centres outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products.

Role and Responsibilities

Roles and Responsibilities

1) Proficient in GPIO cells like TX, RX & Serial Interface logics.

2) Sound knowledge on Analog basic blocks design like comparators, schmitt triggers, filters & Opamps.

3) At least 2 or 3-Projects tape out experience is required preferably in GPIO platforms.

4) Strong knowledge on High voltage designs(LVCMOS33, LVCMOS25 & LVCMOS18 serial interfaces) with stacked driver(2-stack or 3-stack)architecture implementation.

5) Design knowledge on Power clamp, Ground clamp cell developments.

6) Expected experience range: 7 to 13 years.

Skills and Qualifications

Qualifications

  • B.Tech/B.E/M.Tech/M.E

Disclaimer

Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page.

Employer
Samsung de
Location
Ssir, India · On site