Verification Engineer

Oriole Networks · London, United Kingdom · full time · On site · June 04, 2026

Sign up to apply
Your first one is free
Posted June 04, 2026 · Read from Oriole Networks -
Why a CV for this job?

94% of employers say their filters drop qualified candidates whose CV does not match the ad's exact criteria (Harvard Business School, 2021).

  • They see what they asked for, first. Your experience that matches the ad leads, in the ad's own words, so someone skimming finds it in seconds.
  • It gets past the software. Many larger employers use software that ranks CVs by how closely they match the ad, often before anyone reads them.
  • In the language of the ad. An ad written in Spanish gets a CV in Spanish, even when yours is in Portuguese.
  • Your facts, nothing invented. Your own experience, reordered and reworded. What the ad wants and your CV does not show is listed for you to add, only if it is true. You check it before you send it.
See an example

At Oriole Networks, we are developing disruptive technologies for AI/ML and HPC networking that will revolutionise Data Centers. These technologies will speed up training and inference while dramatically reducing energy consumption for a sustainable future.

We are looking for an experienced Verification Engineer to work within our existing team to develop high-speed network interfaces between xPUs and our proprietary network. The successful candidate will deliver module and system level verification solutions, working iteratively through a series of prototypes to ultimately deliver a production-grade solution. Responsibilities will include verification infrastucture architecting, verification planning, testbench and test implementation, and coverage closure.

Responsibilities:

  • Definition and execution of verification strategies and plans based on specification and collaboration with the broader team
  • Develop testbenches at module and system level, including stimulus, monitors, checkers, and scoreboards
  • Develop tests, maintain functional coverage models and drive coverage closure
  • Support hardware validation, reproducing and debugging complex functional issues, working closely with RTL and system teams, to resolve root causes

Skills & Experience:

  • Extensive hands-on industry experience of FPGA or ASIC verification, ideally for GPU/CPU interfacing and networking at 100Gbps and above
  • Experience verifying at unit and system level, particularly for FPGA solutions, ideally for production quality IP
  • Experience architecting verification environments and infrastructure
  • Strong knowledge of verification methodologies, functional coverage, assertions and constrained random verification
  • Excellent skills in SystemVerilog
  • Scripting and automation, such as TCL and Python
  • Experience using Questa, VCS
  • Experience of formal verification tools, for example Questa Formal, JasperGold
  • Experience of many of the following: UALink, NVLink, PCIe, RDMA, CXL
  • A humble attitude and good communication skills
  • Bachelor or Master degree in electronics engineering, physics, or other relevant fields or experience within the industry;
Employer
Oriole Networks
Location
London, United Kingdom · On site
Contract
full time